Wafer steps

In practice, the stepper consists of a machine incorporating a light source, a photomask holder and a lens for focusing the pattern on the photoresist layer on the silicon wafer. The pattern is repeated clear across the wafer, step by step, hence the name. The lens system must be of highest quality so that definition of lines and areas remain accurate and do not overlap each other. 

Red phosphors were the most active and numerous (>1700) library individuals found, with intensities comparable to known, commercially available luminescent materials. Their composition (Y, V, Al, and La with Eu as an activator) inspired the design of a focused library L3 (Eig. 11.4), made by deposition of films of EU2O3 (26.3 nm) and V (189.6 nm) on a triangular silicon wafer (step a), followed by the deposition... 

FIGURE 5.7 Comparison of normalized patterned wafer step height reduction efficiency (SHRE) for polishing on ICIOOO and various NCP pads. 

Figure C.7. Photographs of the experimental setup used to electrochemically etch a porous silicon region on the surface of a single-crystalline Si wafer (steps (a) - (h), as described in the procedure).

A cylindrical silicon cylinder (1.5 pm height, 3 pm diameter) is first etched in a 3 pm thick silicon on insnlator (SOI) wafer, step (a) in Figure 21.25, and snbseqnently coated by an SiOj layer using plasma-enhanced chemical vapor deposition (PECVD), step (b). A conducting Pt/Ti layer is... 

Light microscopy is of great importance for basic research, analysis in materials science and for the practical control of fabrication steps. Wlien used conventionally it serves to reveal structures of objects which are otherwise mvisible to the eye or magnifying glass, such as micrometre-sized structures of microelectronic devices on silicon wafers. The lateral resolution of the teclmique is detennined by the wavelength of tire light... 

The manufacture of waferboard and OSB has many of the same process steps as particleboard, but adapted to the special needs of producing an exterior quaHty panel with large wafers or strands. This discussion focuses on OSB, because waferboard has been almost entirely replaced by OSB and most of the early waferboard mills have now been converted to production of OSB. The OSB process is outlined in Figure 8. 

These processes are considerably more complex in actual CMOS fabrication. First, the lower layers of a CMOS stmcture typically have a twin-tub design which includes both PMOS and NMOS devices adjacent to each other (see Fig. 3b). After step 1, a mask is opened such that a wide area is implanted to form the -weU, followed by a similar procedure to create the -weU. Isolation between active areas is commonly provided by local oxidation of sihcon (LOCOS), which creates a thick field oxide. A narrow strip of lightly doped drain (LDD) is formed under the edges of the gate to prevent hot-carrier induced instabiUties. Passivation sidewalls are used as etch resists. A complete sequence of fabrication from wafer to packaged unit is shown in Figure 10. 

These observations have made it possible to use PR as a contacdess screening technique to eliminate wafers with unwanted characteristics before the costly fabrication step. 

Conventional electronic devices are made on silicon wafers. The fabrication of a silicon MISFET starts with the diffusion (or implantation) of the source and drain, followed by the growing of the insulating layer, usually thermally grown silicon oxide, and ends with the deposition of the metal electrodes. In TFTs, the semiconductor is not a bulk material, but a thin film, so that the device presents an inverted architecture. It is built on an appropriate substrate and the deposition of the semiconductor constitutes the last step of the process. TFT structures can be divided into two families (Fig. 14-12). In coplanar devices, all layers are on the same side of the semiconductor. Conversely, in staggered structures gate and source-drain stand on opposing sides of the semiconductor layer. 

Because most of the OFETs reported until now were grown on silicon wafers, the deposition of the semiconductor is the determining step of their fabrication. De-... 

An important step toward the understanding and theoretical description of microwave conductivity was made between 1989 and 1993, during the doctoral work of G. Schlichthorl, who used silicon wafers in contact with solutions containing different concentrations of ammonium fluoride.9 The analytical formula obtained for potential-dependent, photoin-duced microwave conductivity (PMC) could explain the experimental results. The still puzzling and controversial observation of dammed-up charge carriers in semiconductor surfaces motivated the collaboration with a researcher (L. Elstner) on silicon devices. A sophisticated computation program was used to calculate microwave conductivity from basic transport equations for a Schottky barrier. The experimental curves could be matched and it was confirmed for silicon interfaces that the analytically derived formulas for potential-dependent microwave conductivity were identical with the numerically derived nonsimplified functions within 10%.10... 

The next step is the hydrogen reduction of the trichlorosilane (Reaction 2 above). The end product is a poly crystalline silicon rod up to 200 mm in diameter and several meters in length. The resulting EGS material is extremely pure with less than 2 ppm of carbon and only a few ppb of boron and residual donors. The Czochralski pulling technique is used to prepare large single crystals of silicon, which are subsequently sliced into wafers for use in electronic devices.1 1... 

An important consideration in the sequence of semiconductor devices fabrication is the so-called thermal budget, a measure of both the CVD temperature and the time at that temperature for any given CVD operation. As a rule, the thermal budget becomes lower the farther away a given step is from the original surface of the silicon wafer. This restriction is the result of the temperature limitations of the already deposited materials. 

The patterned wafer might next be placed in a diffusion furnace, where a first doping step is performed to deposit phosphoras or boron into... 

FIG. 13 Top-. SPFM image of the spreading front of a smectic drop of 8CB liquid crystal on a Si wafer, showing a layered structure. Each layer is 32 A thick. The layers advance in the direction of the arrow at the rate of 20-30 A/s at room temperature. Middle-. Profile of the droplet front showing the steps. Bottom-. Drop and surrounding smectic layers. Vertical scale is greatly exaggerated. (From Ref. 62.)... 

As shown in 6.17.4. given on the next page, the manufacture begins with a polished wafer. Study this outline well. It gives most of the 600 steps involved in 1C manufacture. 

---