Packaged silicon chip

The temperature changes of the bulk chip upon microhotplate heating were assessed. The chip was mounted in a standard ceramic DIL package. The discrepancy between ambient temperature and the bulk-silicon chip temperature was measured as a function of the microhotplate temperature and is shown in Fig. 5.20. The measurement was done at room temperature, and the control voltage was increased in steps of 25 mV thus heating the membrane from room temperature to 500 °C. The maximum discrepancy between bulk chip temperature and ambient temperature was less than 4 °C, which demonstrates the excellent thermal isolation between the microhotplate on the dielectric membrane and the bulk substrate. 

Figure 1. A packaged 1-megabit dynamic-random-access-memory (DRAM) silicon chip on a processed 150-mm-diameter Si wafer. (Used by courtesy of G. B. Larrabee, Texas Instruments.)...

If we consider the reasonable form of the practical artificial skin system, it is most likely that the pressure data read out from organic integrated circuits would be transferred to silicon chips. In this sense, some readers may want to claim that it is not necessary to build a decoder or selector with organic transistors. The denser and the larger-area integrated circuits, however, require the more complicated packaging and fine wiring, which cannot be easily achieved with silicon at reasonable cost. Thus our opinion is that it is very important to realize func-... 

The IC is fabricated by a series of lithographic processes similar to that described in the previous section. Each individual step constitutes a level in the device, the final level being a metalization pattern to interconnect the circuit elements that have been fiibricated in the surface of the silicon wafer. The completed wafer is then diced, a step that involves cutting the wafer, typically with a diamond saw, to separate the individual IC chips. The next step is to package the chips in some way, attach the devices along with other components to the printed wiring board (PWB), and interconnect them to produce the completed circuit board. 

The photodiode array detector is connected to a computer fitted with a suitable package to control the method, calculate and report the results. The photodiode array detector consists of 1000 or more silicon photodiodes arranged side by side on a single small silicon chip and absorption of electromagnetic radiation by a pn-junction causes promotion of electrons from the valence bands to the conduction bands and thus the... 

WIDER RANGE OF NEW PACKAGES. Apart from the 3-4% of chips worldwide that are used "naked", the remainder are supplied in a package which transforms the silicon chip into a manageable device and affords it protection, both mechanical and chemical. 

Lastly, adhesives are used to dissipate stresses that may be generated from thermal excursions, mechanical shock, vibration, or moisture. Specially formulated adhesives are effectively used as underfills for flip-chip devices and ball-grid-array packages to compensate for mismatches of expansion coefficients among the solder, the silicon chip, and the ceramic or plastic-laminate substrate. Low-stress adhesives are also used to attach fragile devices such glass diodes and to dampen stresses due to vibration. 

The most signilieant application for conductive adhesives in the manufacture of microelectronics is the attachment of silicon chips to lead frames. Of the 40 billion integrated circuits (ICs) manufactured each year, approximately 90% are encapsulated in plastic-molded packages, and most of these are assembled with conductive adhesives [4]. A schematic illustration of a plastic-molded IC package is shown in Fig. 2. The conductive... 

The number of circuits which can be placed on one silicon "chip" is restricted by the difficulty of keeping the wafer of silicon bonded to its ceramic substrate as it heats up. At present, the most frequently used packaging material is alumina which has a thermal expansion coefficient, nearly twice that of silicon. Differential expansion between the silicon and its substrate is containable in current packages but the manufacturers want to move to larger circuits, for faster computers and to reduce size and cost of the overall equipment, so differences in expansion set a limit on how large the circuits can be. The semiconductor companies have a real need for a substrate material with thermal expansion similar to that of silicon. (Table 3)... 

FIGURE 2.4 Example of a silicon chip accelerometer fabricated using MEMS technology. The lower figure shows the upward deflection of the seismic mass with a downward acceleration. Typical dimensions of the silicon chip are 1 and 2 mm length and width, respectively and less than a mm thick. This means that the packaged chip can be very small. 

Microelectromechanical devices are silicon housings embedded in parylene [84]. Accelerated lifetime soak testing has been performed in saline environments at elevated temperatures to study the packaging performance of the parylene-C thin films. The results of these accelerated tests indicate that the silicon chip is well protected by parylene, and the lifetime of a parylene-coated metal at the body temperature of 37 °C should be more than 60 years. 

The simplest of these IGs is called an inverter, and a standard inverter IC provides six separate inverter circuits in a dual inline package (DIP) that looks like a small rectangular block of hlack plastic about 1 centimeterwide, 2 centimeters long, and 0.5 centimeters thick, with fourteen legs, seven on each side. The actual silicon chip contained within the body of the plastic block is approximately 5 millimeters square and no more than 0.5 millimeters thick. Thousands of such chips are cut from a single silicon wafer that has been processed specifically for that application. 

In the case of a modern laptop or desktop computer, the GPU chip package may have two hundred leads on a square package that is approximately 4 centimeters on a side and less than 0.5 centimeters in thickness. The actual chip inside the package is a very thin sheet of silicon about 1 square centimeter in size, but covered with several million transistor structures that have been built up through photo-etching and chemical vapor deposition methods, as described above. Examination of any service listing of silicon chip IGs produced by any particular manufacturer will quickly reveal that a vast number of different IGs and functionahties are available. 

Thermal stress in resin encapsulated LSI packages is produced by the differences in thermal expansion coefficients between encapsulation materials and the insert materials such as silicon chips, lead frames, etc. The thermal stress ct generated can be estimated by the following equation, which is approximately derived from Eq. (1). 

Young, Jedediah J, Malshe, Ajay E, Brown, W D., and Lenihan,Timothy, Modeling and Analysis of Very Thin Silicon Chips for Conformal Electronics Systems, paper presented at the International Conference and Exhibition on High-Density Interconnect and Systems Packaging, Santa Clara, CA, April 18-20,2001. 

Because of the thermal contraction mismatch of a silicon chip, metal lead-frame and silica-filled epoxy molding compound integrated circuit (IC) packages bow or warp when cooled to room temperature after manufacture. The magnitude of the bow in an IC package can be determined quantitatively by... 

In flip-chip packages, there is a thermal expansion mismatch between the silicon chip and the alumina ceramic substrate. The coefficient of thermal expansion (CTE) of silicon is much lower than that of alnmina, and large strains are observed in the solder bumps due to this thermal expansion mismatch. The strain increases as the semiconductor chips are made larger. To compensate for this mismatch, liquid underfill resin having a CTE close to the solder bumps is deposited and cured in the gap between the chip and... 

---