Big Chemical Encyclopedia

Chemical substances, components, reactions, process design ...

Articles Figures Tables About

Fermi level pinning state

The degree of surface cleanliness or even ordering can be determined by REELS, especially from the intense VEELS signals. The relative intensity of the surface and bulk plasmon peaks is often more sensitive to surface contamination than AES, especially for elements like Al, which have intense plasmon peaks. Semiconductor surfaces often have surface states due to dangling bonds that are unique to each crystal orientation, which have been used in the case of Si and GaAs to follow in situ the formation of metal contacts and to resolve such issues as Fermi-level pinning and its role in Schottky barrier heights. [Pg.328]

Manipulating surface states of semiconductors for energy conversion applications is one problem area common to electronic devices as well. The problem of Fermi level pinning by surface states with GaAs, for example, raises difficulties in the development of field effect transistors that depend on the... [Pg.69]

The conclusions from these considerations are that semiconductor photoelectrodes can be used to effect either reductions (p-type semiconductors) or oxidations (n-type semiconductors) in an uphill fashion. The extent to which reaction can be driven uphill, Ey, is no greater than Eg, but may be lower than Eg owing to surface states between Eqb and Eye or to an Inappropriate value of Ere(jox. Both Eg and Epg are properties that depend on the semiconductor bulk and surface properties. Interestingly, Ey can be independent of Ere(jox meaning that the choice of Ere(jox and the associated redox reagents can be made on the basis of factors other than theoretical efficiency, for a given semiconductor. Thus, the important reduction processes represented by the half-reactions (3)-(5) could, in principle, be effected with the same efficiency at a Fermi level pinned (or... [Pg.70]

In cases in which the surface state density is high Nc/i,Nm, Ny/i,Nm - 1), electron distribution in the siuface state conforms to the Fermi function (the state of degeneracy) and the Fermi level is pinned at the surface state level. This is what is called the Fermi level pinning at the surface state. [Pg.42]

Fig. 2-81. Surface degeneracy caused by Fermi level pinning at a surface state of high state density (a) in flat band state (Ep ep), G>) in electron equilibrium (cp = cp). cp = surface Fermi level = surface ccmduction band edge level. Fig. 2-81. Surface degeneracy caused by Fermi level pinning at a surface state of high state density (a) in flat band state (Ep ep), G>) in electron equilibrium (cp = cp). cp = surface Fermi level = surface ccmduction band edge level.
Since the electron state density near the Fermi level at the degenerated surface (Fermi level pinning) is so high as to be comparable with that of metals, the Fermi level pinning at the surface state, at the conduction band, or at the valence band, is often called the quasi-metallization of semiconductor surfaces. As is described in Chap. 8, the quasi-metallized surface occasionally plays an important role in semiconductor electrode reactions. [Pg.44]

Simple calculation gives a comparable distribution of the electrode potential in the two layers, (64< >h/64( sc) = 1 at the surface state density of about 10cm" that is about one percent of the smface atoms of semiconductors. Figure 5—40 shows the distribution of the electrode potential in the two layers as a function of the surface state density. At a surface state density greater than one percent of the surface atom density, almost all the change of electrode potential occurs in the compact layer, (6A /5d )>l, in the same way as occurs with metal electrodes. Such a state of the semiconductor electrode is called the quasi-metallic state or quasi-metallization of the interface of semiconductor electrodes, which is described in Sec. 5.9 as Fermi level pinning at the surface state of semiconductor electrodes. [Pg.171]

Figure 5-41 illustrates the profile of electron level across the interfadal double layer of a semiconductor electrode (A) in the state of band edge level pinning and (B) in the state of Fermi level pinning. In Fig. 5-41 the cathodic polarization... [Pg.172]

Fig. S-41. Band edge levels and Fermi level of semiconductor electrode (A) band edge level pinning, (a) flat band electrode, (b) under cathodic polarization, (c) under anodic polarization (B) Fermi level pinning, (d) initial electrode, (e) under cathodic polarization, (f) imder anodic polarization, ep = Fermi level = conduction band edge level at an interface Ev = valence band edge level at an interface e = surface state level = potential across a compact layer. Fig. S-41. Band edge levels and Fermi level of semiconductor electrode (A) band edge level pinning, (a) flat band electrode, (b) under cathodic polarization, (c) under anodic polarization (B) Fermi level pinning, (d) initial electrode, (e) under cathodic polarization, (f) imder anodic polarization, ep = Fermi level = conduction band edge level at an interface Ev = valence band edge level at an interface e = surface state level = potential across a compact layer.
In the state of Fermi level pinning, the Fermi level at the interface is at the surface state level both where the level density is high and where the electron level is in the state of degeneracy similar to an allowed band level for electrons in metals. The Fermi level pinning is thus regarded as quasi-metallization of the interface of semiconductor electrodes, making semiconductor electrodes behave like metal electrodes at which all the change of electrode potential occurs in the compact layer. [Pg.174]

As the potential Ai )sc of an inversion layer increases and as the Fermi level at the electrode interface coincides with the band edge level, the electrode interface is in the state of degeneracy (Fermi level pinning) and both the capacity Csc and the potential A4>sc are maintained constant. Figure 5-48 shows schematically the capacity of a space charge layer as a function of electrode potential. As the electrode potential shifts in the anodic (positive) direction from a cathodic (negative) potential, an accumulation, a depletion, and an inversion layer are successively formed here, the capacity of the space charge layer first decreases to a minimum and then increases to a steady value. [Pg.179]

The surface state capacity, Ch, is apparently zero in the range of potential where the Fermi level is located away from the surface state level (the state of band edge level pinning). As the Fermi level is pinned at the surface state, the capacity Ch increases to its maximum which is equivalent to the capacity Ch of the compact layer, because the surface state charging is equivalent to the compact layer charging in the state of Fermi level pinning. [Pg.191]

Fig. 8-27. Polarization curves for transfer of redox electrons at n-type and p-type semiconductor electrodes solid curve near Egaxa = reaction with the Fermi level of redox electrons dose to the valence band edge dashed curve near F redok = reaction with the Fermi level of redox electrons dose to the conduction band edge dot-dash curve (FLP)= reaction in the state of Fermi level pinning. Fig. 8-27. Polarization curves for transfer of redox electrons at n-type and p-type semiconductor electrodes solid curve near Egaxa = reaction with the Fermi level of redox electrons dose to the valence band edge dashed curve near F redok = reaction with the Fermi level of redox electrons dose to the conduction band edge dot-dash curve (FLP)= reaction in the state of Fermi level pinning.
In the state of band edge level pinning where all the change in electrode potential occurs in the space diarge layer, Mec, the anodic polarization curve of the oxidative dissolution follows Eqn. 9-53. As anodic polarization increases, the electrode interface enters a state of Fermi level pinning, in which all the change in electrode potential occurs in the compact layer, A ir, and the concentration of surface cations in Eqns. 9-54 then decreases with increasrng anodic polarization. [Pg.311]

When the electrode interface is in the state of Fermi level pinning, however, the potential of the compact layer changes with the electrode potential hence, the equilibrium of the adsorption-desorption of protons on semiconductor electrodes depends on the electrode potential in the same way as that on metal electrodes. [Pg.317]

For the state of Fermi level pinning of the electrode interface, we may also derive the concentration of adsorbed hydrogen atoms in the same equation as Eqn. 9-64 for metal electrodes. [Pg.318]

In the active state, the dissolution of metals proceeds through the anodic transfer of metal ions across the compact electric double layer at the interface between the bare metal and the aqueous solution. In the passive state, the formation of a thin passive oxide film causes the interfadal structure to change from a simple metal/solution interface to a three-phase structure composed of the metal/fUm interface, a thin film layer, and the film/solution interface [Sato, 1976, 1990]. The rate of metal dissolution in the passive state, then, is controlled by the transfer rate of metal ions across the film/solution interface (the dissolution rate of a passive semiconductor oxide film) this rate is a function of the potential across the film/solution interface. Since the potential across the film/solution interface is constant in the stationary state of the passive oxide film (in the state of band edge level pinning), the rate of the film dissolution is independent of the electrode potential in the range of potential of the passive state. In the transpassive state, however, the potential across the film/solution interface becomes dependent on the electrode potential (in the state of Fermi level pinning), and the dissolution of the thin transpassive film depends on the electrode potential as described in Sec. 11.4.2. [Pg.382]

Fig. 11-11. Potential at a film/solution interface and potential dfp in a passive film as a fimction of anodic potential of a passive metal electrode in the stationary state the interface is in the state of band edge level pinning to the extent that the Fermi level e, is within the band gap, but the interface changes to the state of Fermi level pinning as e, coincides with the valence band edge Cy. Fig. 11-11. Potential at a film/solution interface and potential dfp in a passive film as a fimction of anodic potential of a passive metal electrode in the stationary state the interface is in the state of band edge level pinning to the extent that the Fermi level e, is within the band gap, but the interface changes to the state of Fermi level pinning as e, coincides with the valence band edge Cy.
A drastic decrease of photovoltage in UHV is obtained by introduction of surface states at the semiconductor surface. Particle bombardement of cleaved (0001) faces leads to preferential sputtering of the chalcogenide. The metal is reduced and new electronic bandgap states are formed at the surface. As a consequence a Fermi level pinning effect occurs which results in a smaller shift of EB due to halogen adsorption and decreased photovoltages and consequently an increased double layer potential drop (Fig. 4). [Pg.129]


See other pages where Fermi level pinning state is mentioned: [Pg.72]    [Pg.542]    [Pg.72]    [Pg.542]    [Pg.398]    [Pg.215]    [Pg.225]    [Pg.244]    [Pg.65]    [Pg.69]    [Pg.172]    [Pg.173]    [Pg.173]    [Pg.188]    [Pg.252]    [Pg.253]    [Pg.259]    [Pg.262]    [Pg.304]    [Pg.309]    [Pg.385]    [Pg.407]    [Pg.874]    [Pg.159]    [Pg.182]    [Pg.310]    [Pg.320]    [Pg.127]    [Pg.183]    [Pg.183]    [Pg.212]   
See also in sourсe #XX -- [ Pg.542 ]




SEARCH



Fermi level

Fermi level pinning

Fermi levell

Fermi pinning

Pin, pins

Pinning

Surface states Fermi level pinning

© 2024 chempedia.info