Design Compiler

Water Solubility (g/m or mg/L at 25°C or as indicated. Additional data at other temperatures designated compiled at the end of this section) ... 

Example 1.11 shows a simple dc shell script to read in a design, compile, and write out a netlist of the design in VHDL. The file constraints.scr must contain timing and area constraints. Optimization constraints are discussed in greater detail in Chapter 4. For man pages on any of the DC commands, use the help command at the dc.shell prompt as shown below ... 

Figure 6.1 Design Flow using Design Compiler...

You are writing out an SDF file from Design Compiler and do not get any INTERCONNECT delay being written out even thou you have specified the wire-load models. 

The book is for anyone who hates reading manuals but would still like to learn logic synthesis as practiced in the real world. Synopsys Design Compiler the leading synthesis tool in the EDA marketplace, is the primary focus of this book. The contents of this book are specially organized to assist designers accustomed to schematic capture based design, develop the required expertise to effectively use the Synopsys... 

Chapter 6 is devoted to Links to Layout. What are the mechanisms available for links from front-end tools like Design Compiler to backend tools such as floor-planning and place and route tools How does one perform in-place optimization This chapter addresses these and similar issues relating to links between Synopsys logic synthesis tools and back-end tools using the Synopsys Floorplan Manager. 

Chapter 9 is devoted to interfaces. This chapter provides a basic discussion on EDIF generated by the Design Compiler. EDIF constructs are explained via an example EDIF schematic generated by the Design Compiler. This chapter also includes discussion on other commonly used interface fomats such as SDF and PDEF. 

---