Layer Devices

Good mechanical bendability is critically important for applications in flexible macroelectronics. To examine durability, bending fatigue tests were performed for each device layer using the apparatus shown in Fig. 13.14a. Figure 13.14b presents transconductances (gm) normalized to the transconductance... 

The type of adhesion dealt with in the examples in the second paragraph above and Fig. 1 is mechanical or structural while for the lithographic resist adhesion requirements described in this paper a more practical definition of adhesion, one first proposed by Mittal [16], is being referenced and used. Resist patterning layer-substrate adhesion is required only to process or pattern a particular device layer. After the circuit layer is patterned, the resist layer is removed and does not become an integral part of the circuit, as opposed to a PI interlevel metal dielectric layer which does. As such, it is not required to possess high mechanical adhesion strength. In fact, the resist layer must be quantitatively removed after the circuit required layer has been patterned. If the resist layer adheres too well and becomes difficult to remove, it actually interferes with successful circuit fabrication. 

Figure 18 shows the topographic image of 2c. The thin film has a surface roughness of 0.8—1.5 nm (R. M. S) in the 5X5 pm2 scan area. The morphological smoothness reveals that only a limited number of pin holes were introduced into the device layers with this polymer. The film has good optical quality and provides good contact with the next layer of deposited material. 

Tong Q, Lee T-H, Kim W-J, Tan T, Gosele U. Feasibility study of VLSI device layer transfer by CMP PETEOS direct bonding. Proceedings of IEEE International SOI Conference 2001. p 36-37. 

The approximate theoretical spectrum for emission normal to the plane of the device layers can be calculated following the approach of Deppe et al.8 The calculated spectrum can be approximated by... 

Functional parameters FP of a sensor include the sensitivity S, cross sensitivities, temperature coefficient TC, temperature coefficient of sensitivity TCS, offset O, and corresponding TCO. Nonhnearities of TCS and TCO are NLTCS and NLTCO. And we also have hysteresis, burst pressure, hermeticity, and other parameters. These functional parameters need to be described by model parameters MPj, j= l...n, which are appropriate for the processes used to fabricate the device (layer thickness, etching profiles, residual layer stress, etc.). 

Monolithic SoC can be considered as a special case of 2.5-D system with only one device layer. 

Physical Verification Tools Current design rule checking (DRC) tools need to be enhanced to handle the design rules associated with inter-chip contacts. In addition, the parasitic extraction tools have to consider coupling between adjacent device layers as well as the RLC parameter of inter-chip contacts. One important concern is the electromagnetic noise in the whole system since isolation among different devices is hard to guarantee. 

Within the paradigm of 3-D integration, the input VLSI system is built into m device layers, each having an equal area of A/m. The yield of the 3-D implementation is the accumulative yield over all layers ... 

In a 2.5-D layout, logic cells or macros could be placed on multiple device layers. From a routing point of view, however, the 2.5-D routing problem is almost identical to the monolithic routing problem. In fact, in today s typical monolithic designs, pins on a net could already be positioned on multiple metal layers. 

Since there are two device layers in the target implementation, we actually consider the sum of the maximum on-chip temperature difference of both layers. Clearly ft determines how much effort the floorplanner will spend on optimizing... 

Still another aspect of the evolution of lithography relates to the speed with which it is carried out. While Senefelder s stone plate lithography took hours, if not an entire day to complete just one print, today, an IC device layer on a silicon wafer substrate containing hundreds of devices, each of which may have nearly one hillion transistors, can he patterned in just under one minute. 

In the following sections, these issues are illustrated for the particular device layer where their effect is most acute, using the best performing resists. 

Electron-beam lithography (EBL) refers to a lithographic patterning technique in which a focused beam of electrons is used to expose and pattern resist-coated semiconductor substrates as part of a number of steps used in the fabrication of IC devices. Its introduction into IC fabrication dates back to 1957. Today, electron-beam lithography is used primarily in fabrication of masks used in optical lithography and x-ray lithography. It is also used in low-volume fabrication of exploratory IC device layers with extremely small features it has also found application in nanotechnology research. 

To obtain a sensor from an OFET, it is necessary to achieve, in one of the layers that form the device, a specific sensitivity/selectivity toward an external stimulus applied to the device. If this is a chemical stimulus, often a specific chemical functionalization of one of the device layers is required. Organic semiconductors, though intrinsically affected by many, still unsolved,... 

---