Gate level primitive

Gate level primitives can be instantiated in a model using gate instantiation. The following gate level primitives are supported for synthesis. 

Convert the netlist of CLBs and lOBs to Xilinx primitive cells from the Xilinx primitive library. The Xilinx placement and route tools accept only a gate level description. To convert this netlist of CLBs and lOBs to a netlist of Xilinx... 

A dataflow style architecture models the hardware in terms of the movement of data over continuous time between combinational logic components such as adders, decoders and primitive logic gates. It describes the register-transfer level behaviour of a circuit. The language topics that are most relevant to the dataflow style of architectures include the following ... 

---