Raster line design

Synthesis results. The final design was mapped to an implementation in LSI Logic s LCAIOK Compacted Array library with a cycle time of 67 nanoseconds to sustain a IS MHz clock frequency. Implementation statistics include the number of registers, the area cost using library parameters, and the critical path delay in nanoseconds. As in the Ethernet co-processor design, we estimate the scheduling cost as the sum of the maximum offsets in the relative 

We explored several points in the design space and their synthesis results are summarized in Table 11.7. The first design point, (1 -I-1-), allocates the minimum amount of hardware. The corresponding schedule cost of 31 is the maximum among all design points. The second design point, (1+8-), allocates one adder and dedicates hardware for each of the 8 subtractions. In this case. 

---

Figure 11.5 Block diagram for the raster line design.

Fig. 9.7.15 First continuous sampling CE chip designed by Andrew Ewing s group at Pennsylvania State University, (a) Schematic of set-up and principle of operation for continuous flow CE chip used for on-line analysis. Capillary is rastered back and forth laterally at the gap entrance to a chip by linear translation stage actuated by stepper motors, where the analyte is pulled from a continuous flowing stream by EOF and continuously injected onto the chip. A multichannel detector is used to measure the migration of...

Although laboratory test equipment can be expemsive. it is claimed that simply designed and portable hardware for real-time, on-line examinations ean be developed at relatively low cost [90]. Moreover, there are no environmentally hazardous or undesirable by-products associated with microwave testing [90]. The disadvantages of this technique are that microwaves cannot penetrate inside conductors or graphite composites, and results from 2D raster scans can sometimes be ambiguous to interpret. 

---