D thermal-driven floorplanning flow

1 Chip Level Thermal Modeling and Analysis for 2.5-D Floorplanning 

A two chip-layer 3-D IC with a flip chip type package is shown in Fig. 5.5. As 

---