Requirements for Building a DesignWare Library

Consider the case of an adder module, with four possible implementations -behavioral, fast, faster, and a fastest implementation. 

A VHDLA erilog file declaring the add function along with the map Jo opcrator directive. 

IN stdjogic SIGNAL co OUT std logic ) is - pragma map Jo opcrator ADDl OP begin 

A VHDLA erilog file describing the adder module with the different possible architectures described. The adder module (and other such modules) is referred to as a synthetic module. 

The concept of architectures available in VHDL does not exist in Verilog. Instead, each implementation of a synthetic module is a separate Verilog module. Hence, Verilog Design Ware implementations must be of the form  

---