Testbench for TAP Controller

In this section, a testbench for the TAP controller discussed in section 3.1.1 is diown. Stimulus is directly applied in the VHDL code. The outputs can be viewed in a waveform viewer provided with any VHDL simulator. 

U1 tap controller port map (control,clock,stateout,reset)  

2 File Text lO in VHDL Using the TEXTIO Package 

In section 3.1.2, we discussed a testbench who e the stimulus was specified in the VHDL code. In this section, we discuss an alternative approach to VHDL simulation. This requires the use of the TEXTIO from a TEXTIO file. In this approach, stimulus is read from a stimulus file and the ouq)uts of the DUT are written to an output file. 

Example 3.3 Testing TAP Controller Using TEXTIO package pack is 

---