Blocking procedural assignment

Here is an example of a blocking procedural assignment statement. 

The blocking procedural assignment statement describes an adder that takes Preset and the integer 1 as inputs and places the result in the variable Count. 

Figure 2-2 Combinational circuit from blocking procedural assignment.

Figure 2-3 Combinational logic from non-blocking procedural assignment.

Let us now look at the same example when blocking procedural assignments are used. 

So we see that if a variable is assigned a value in one always statement and its value read external to that always statement, the assignment should be a non-blocking procedural assignment. 

For Verilog, we refer to [7, chap 4], with the restriction that the " " delay operator is banned, and only blocking procedural assignments to registers are allowed. There exist some differences between the semantics of sequential statements in Verilog, on the one hand, and sequential assignments in VHDL, on the other. This will be illustrated by the examples in Figure 3. 

Any kind of delay, delay control or intra-statement delay, specified in a procedural assignment (blocking or non-blocking) is ignored by a synthesis system. This can potentially lead to a functional mismatch between the design model and its synthesized netlist. 

For the solution at the large scale, an upscaling procedure is applied over the small-scale model to determine the best conductivity value to be assigned to each square block of 10 by 10 cells. This procedure results in a conductivity tensor that... 

---