Control clock based operations

Behavioral synthesis could address this problem by either inferring pipelined multipliers or by automatically making the multiplication operation a multicycle path. Similarly, behavioral synthesis can chain operations if the delay of the multiplication operations is less than the clock period and thereby reduce latency and register costs. In other words, behavioral synthesis can move operations across clock cycles based on timing requirements, provided no control or data dependencies are violated. 

---